Currentvoltage (I V ) and capacitancevoltage (C V ) characteristics of photovoltaic, thinlm p-ZnTe/ n-CdTe heterojunctions have been studied in the temperature range of 280400 K. The pn junctions were grown by MBE on (100) semi-insulating GaAs substrates. From the analysis of IV and CV curves the potential barrier height of the junctions and its temperature dependence are determined. The relatively large value of the temperature coecient of the potential barrier height (2.53.0 × 10 −3 eV/K) indicates a high density of defects at the p-ZnTe/n-CdTe interface. The presence of interface defects limits the eciency of the solar energy conversion of these devices.
Introduction
Heterojunctions with photosensitive layers of CdTe belong to the most promising devices for converting solar energy into electricity [1] . Among them n-CdS/p-CdTe solar cells exhibit the record energy conversion eciency of 16.5% [2] . This record, however, is still far from the theoretical limit of 28% [1] . In order to enhance the energy conversion eciency further optimization of technology is required. In particular, a reduction of electrical contact resistivity of the solar cells would certainly improve their parameters. Low-resistivity contacts to p-CdTe layers are dicult to manufacture. The problem can be solved by depositing p-type ZnTe layer with high carrier concentration of 10 18 10 19 cm −3 [3, 4] . On the other hand, p-ZnTe forms heterojunction with n-type CdTe. In this case ohmic contacts to both sides on the junction are not dicult to achieve. In addition, the theoretical limit for the solar energy conversion efciency is relatively high it exceeds 20%. Because of these reasons the p-ZnTe/n-CdTe heterojunctions are interesting candidates for solar applications [5, 6] .
In this work we analyze electric properties of light-sensitive, thin-lm p-ZnTe/n-CdTe heterostuctures grown by molecular beam epitaxy (MBE).
Experimental
The investigated p-ZnTe/n-CdTe hetrostructures were grown by MBE on semi-insulating, (100)-oriented GaAs substrates in ultrahigh vacuum EPI 620 MBE system. Firstly, a 13 µm thick, highly iodine doped n-type CdTe buer was grown on a (100) oriented GaAs substrate. In order to increase the electron concentration in the buer the growth temperature was reduced to about 250
The best contact layers grown in this way exhibit the electron concentration of 89 × 10 18 cm −3 and resistivity of 12 × 10 −2 Ω cm. These parameters are comparable to the best n-type doped ZnO contact layers. The n-CdTe buer was covered by 2 µm thick, undoped CdTe and subsequently by 0.2 µm of nitrogen-plasma doped p-type ZnTe. For the growth of the intrinsic CdTe and p-type ZnTe the growth temperature was elevated to 300 For measurements of currentvoltage (IV ) characteristics a source-meter Keithley 2601 has been used. The capacitancevoltage (CV ) characteristics were measured by Hewlett-Packard HP 4275 capacitance-meter at the frequency of 10 kHz and the signal amplitude of 30 mV.
Since the investigated p-ZnTe/n-CdTe heterostructures are intended to work as solar energy converters, the measurements were carried out in the vicinity of the room temperature, from 280 up to 400 K. The upper temperature was limited by the melting temperature of indium. Figure 1 shows a typical currentvoltage (IV ) characteristic of a p-ZnTe/n-CdTe diode in linear coordinates. The high-voltage, linear part of the IV curve is strongly inuenced by a series resistance of the diode. The diode series resistance can be estimated from the dierential resistance of the diode voltage versus bias voltage R dif (V ) as shown in Fig. 2 . With increasing bias voltage R dif sharply decreases and at about 2.0 V saturates at the value of 145 Ω, i.e., at the value of the series resistance. The IV curve corrected by subtraction of the series resistance is shown in Fig. 1 by curve 2. The diusion voltage, determined from IV curve as shown in Fig. 1 , is a measure of the junction potential barrier height, eV DI . As shown in Fig. 3 , V DI linealy decreases with the increasing temperature. The experimentally determined temperature coecient of V DI , β I = 2.5 × 10 −3 V/K, appears to be almost one order of magnitude larger than the temperature coecient of the energy gap, which for CdTe equals to 4.9×10 −4 eV/K [7] . The high value of β I indicates a high density of surface defects, N s , at the CdTe/ZnTe interface. The defects are generated by the large lattice mismatch in this material system. In the rst approximation, the defects density at the interface is a function of a distance between surface dislocations, x: N S ∼ x −2 , where
Taking into account a 1 = 6.46 Å and a 2 = 6.088 Å for CdTe and ZnTe, respectively, the surface defect density N S = 3 × 10 13 cm −2 . Not all of the defects are expected to be electrically active, however, their high density inuences the potential barrier height of the junction and thus determines carrier transport mechanisms across the junction.
It has to be noticed that the diusion voltage extrapolated to 0 K gives the value of the potential barrier of eV DI = 1.5 eV which is very close to the energy gap of CdTe. This means that the space charge region of the junction is located in the intrinsic CdTe layer. The IV data do not provide, however, any information about the shape of the junction potential barrier. Information about the potential shape can be obtained from capacitancevoltage measurements. The junction capacitance can be described by the C −2 V scale, it is shown in Fig. 4 . A linear extrapolation of the C −2 (V ) function to V = 0 provides an alternative method of determination of the diusion voltage, V DC . The diusion voltage determined from capacitance measurements appears to be slightly higher than the same parameter determined from current measurements for instance, at T = 300
• C V DC = 1.16 V and V DI = 0.76 V. This discrepancy of these results with the IV based results can be explained by the frequency dependence of the capacitance measurements. The capacitance diusion voltage, V DC , is proportional to the inverse temperature. The temperature coecient of this dependence, β C = 6.7 × 10 −3 V/K, is close to β I , which conrms the high concentration of the defect states at the CdTe/ZnTe interface. Figure 4 shows that the C −2 (V ) curve is not linear in entire range of the bias voltage which indicates that the charge density is not uniform over the space charge re-gion. The depth proles of the net donor concentration can be calculated by using the following expression:
where C denotes the depletion capacitance, W the depletion layer width, N D − N A the net donor concentration, A the eective area of the diode was 0.06 cm 2 , q the elementary charge, ε 0 the dielectric constant in vacuum, ε S the relative dielectric constant, and V the DC bias voltage [8] . The relative dielectric constant of CdTe, ε S = 10.4 was used [7] . The width of the space charge region, W , is determined from Eq. (3) and is equal to 0.9 µm at V = 0. The obtained result shows that the space charge region is half as thick as the intrinsic CdTe layer. The depth prole of the net donor concentration is shown in the inset to Fig. 4 .
The interface defects inuence the current ow across the pn barrier. As shown in Fig. 5 the current across the p-ZnTe/n-CdTe heterojunctions can be described by the diode Shockley equation
where I 0 is the reverse saturation current and n the diode ideality parameter. The ideality parameter decreases from 1.5 at 290 K to 1.0 at 390 K, which indicates that with the increasing temperature the current ow mechanisms change. In the vicinity of the room temperature (n = 1.5) the diode current is limited by recombination of carriers in the space charge region. The recombination processes play an important role when the potential barrier is relatively high higher than half of the energy gap. Such a situation takes place in our case at the room temperature eV CD = 1.0 V > (1/2)E g = 0.8 V.
With the increasing temperature the barrier height decreases, the above inequality changes its direction and the recombination in the space charge region becomes less important. The carrier emission over the potential barrier becomes dominant for the diode current. For this current mechanism the ideality factor should be equal to 1, which is indeed observed in the experiment. At higher forward bias the diode current inclines from the exponential dependence as shown in Fig. 5 . This is caused by the series resistance of the heterojunction. At T = 300 K the series resistance is relatively high, R = 145 Ω, which limits the external quantum eciency of the devices as solar energy convertors to the value of 34%.
Conclusions
Thin-lm p-ZnTe/n-CdTe heterojunctions grown by MBE were characterized by CV and IV measurements. From the analysis of experimental data curves the potential barrier height and its temperature dependence were determined. The relatively large value of the temperature coecient of the potential barrier voltage (≈ 2.5 × 10 −3 eV/K) indicates that the concentration of defects at the p-ZnTe/n-CdTe interface is as high as 3 × 10 13 cm −3 . The high defect density together with the high series resistance of the junction limit the solar conversion eciency to 34%. We propose that in order to improve performance of the CdTeZnTe solar cell one could use graded CdZnTe layer. This would reduce the number of a lattice mismatch related defects.
